1/11

Figure 1(a)

Prior Art




Figure 1(b)




Figure 2(a)




Figure 2(b)




Figure 2(c)




Figure 3(a)




Figure 3(b)




Figure 3(c)




Figure 4




Figure 5(a)




Figure 5(b)




Figure 5(c)




Figure 5(d)






Figure 5(e)



WO 2005/048831 PCT/GB2004/004871

8/11



57 PROCESSOR

55 CONNECTOR

Side B

Figure 7

Side A

FASTENER 56a




Figure 8




Figure 9





Figure 10



WO 2005/048831 PCT/GB2004/004871

11 / 11

Figure 11(a)

Figure 11(b)




Figure 11(c)

Figure 11(d)




Figure 11(e)

